Hi,arm experts，
Most A series processors have a 64-byte cacheline, while M series processors have a 32-byte cacheline. If an M series processor initiates a 32-byte cacheline coherent access to an A series processor through the ACP, what will happen? Will the A series processor retrieve the full 64-byte data? If there is a system cache downstream of the M series processor, and the cacheline length of the system cache is also 64 bytes, will the result be similar to the previous one?
Thank you a lot for your help
Hi,vstehle,
Thank you for your answer, and if my cortex-M processor work as an IO coherent Request Node in system with last level cache(or CI-700, for example), when processor excute a cache eviction, or cacheable read from DDR, all transaction are 32 byte, what will CI-700 work like? Will it cause bandwidth waste?
Thank you