• State Not Answered
  • Locked Locked
  • Replies 2 replies
  • Subscribers 349 subscribers
  • Views 3107 views
  • Users 0 members are here
Options
Related
How was your experience today?
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Can an ACE master have multiple write channels ?

reinald cruz

Can an ACE master have multiple write channels ?

e.g. AW_0, AW_1, W_0, W_1, B_0, B_1, AR, R, AC, CR, CD

Can this still be considered as an ACE-compliant component ?

  • 0 Arm Employee Badge

    Hello,

    >Can an ACE master have multiple write channels ?

    >e.g. AW_0, AW_1, W_0, W_1, B_0, B_1, AR, R, AC, CR, CD

    >Can this still be considered as an ACE-compliant component ?

    The ACE protocol only defines one AW/W/B channel. It does not support multiple write channels.

    Regards,

    Xingguang

  • 0

    Hello,

    I think it would be implementation dependent.

    By the way, why do you want the 2 channels?

    Do you want to execute write interleave?

    If it is not so, the multiple channel would be useless although I am not familiar to the ACE.

    best regards,

    Yasuhiko Koumoto.