I'm reading APB5.0 specs and while reading the parity checking chapter I encountered a ceratin limitations in parity bit. The limitation is that parity check assumes that three logic levels are available in the timing allowance for generating each parity bit? So what does it actually mean?
While researching the three logic levels are-Setup time,hold time,propogation time. Is it related to this?