Hi,
I want to ask a question that if MPU is disabled in ARM CM-7 core, and D-Cache and I-Cache is enabled, what memory region will be cacheable?
If under this situation, all memory region could be cacheable, then what is the default cache policy?
BR
Richard