shared page table between dual cores

Env: cortex-a53 dual core 

Q: core 0 setup page table at address 0x10000000, and enable inner&outer shareable attr first, 

could core1 reuse the same page table by just set TTBR_EL3 as 0x10000000?

met sync exceptions anyway, could you offer some suggestion to debug ? 

thanks. 

Parents
  • Yes, multiple cores can (and often do) share the same set of translation times.  It's expected that you have the same other settings (e.g. in TCR_ELx, MAIR_ELx...) on all the cores using the tables so that they agree on the interpretation.

    met sync exceptions anyway, could you offer some suggestion to debug ? 

    Q: What was the synchronous exception?  What did ESR_ELx and FAR_ELx report?

Reply
  • Yes, multiple cores can (and often do) share the same set of translation times.  It's expected that you have the same other settings (e.g. in TCR_ELx, MAIR_ELx...) on all the cores using the tables so that they agree on the interpretation.

    met sync exceptions anyway, could you offer some suggestion to debug ? 

    Q: What was the synchronous exception?  What did ESR_ELx and FAR_ELx report?

Children