We are running a survey to help us improve the experience for all of our members. If you see the survey appear, please take the time to tell us about your experience if you can.
Hi,
Does Cortex-R5's L1 cache support write-streaming mode?
We find that memset 1M byte to ram on R5 with 32K dcache gets only 3 dcache miss, but this ram region is configured as cacheable, write-back, write allocate.
What could explain it?