This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

how to do cache line scan test?

Since there could be some 'bad bits' in cahe line, which will cause calculation fault/process error,

is there any method to check whether a chip has any 'bad bits' ?

like:

read and write the cache line directly by address?

adjust reflecting relation between virtual address and physical address to scan each cache line?