Hello,
Cortex-A510 TRM descibes that within a dual-core complex, VPU is shared between cores.
If the two cores in one complex use VPU simultaneously, how to handle the access conflict?
Does the software need resolve exclusive access on VPU? Is it transparent to software?
Best Regards,
Yan