Please note: We are aware of an issue affecting replies on the Arm Community forums, which may not be loading as expected.
We apologize for any inconvenience and appreciate your patience while we investigate and work to resolve the issue.
Thank you for your understanding.
In the valid state of cache line UNIQUE CLEAN EMPTY state is present in the CHI protocol , could any one please help me in understanding this state necessity .