For some performance verification, I need to only disable L2 cache (with L1 ON) I am using ARM CA55 core.
Is it possible to only disable L2 Cache in CA55?
I couldn't find this info for CA55 in any doc.
Thank you :)
Hi there, I have moved your question to the Architectures and Processors forum. Many thanks.