Please note: We are aware of an issue affecting replies on the Arm Community forums, which may not be loading as expected.

We apologize for any inconvenience and appreciate your patience while we investigate and work to resolve the issue.

Thank you for your understanding.

  • State Not Answered
  • Locked Locked
  • Replies 2 replies
  • Subscribers 347 subscribers
  • Views 1327 views
  • Users 0 members are here
Options
Related
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

What are the risks of opening L1/L2 ECC of Cortex-A72

zhuhuaiyun

When using the CPUs of the cortex-A72, we find illegal instructions. However, the system finds that no error is detected in the DDR ECC. We suspect that the fault is caused by bit flip in the L1/L2 cache. Currently, by reading the register L2CTLR_EL1 of the A72, where the value of the L2CTLR_EL1 register is 0x01C00082, we find that the cache of the L1/L2 is not enabled, where the bit21 of the L2CTL_EL1 is the L1/L2 cache ECC enabling bit. Why  A72 core's L1/L2 cache ECC is not enabled?  If we enable bit21, is there any other risk?