Please note: We are aware of an issue affecting replies on the Arm Community forums, which may not be loading as expected.

We apologize for any inconvenience and appreciate your patience while we investigate and work to resolve the issue.

Thank you for your understanding.

  • State Suggested Answer
  • Locked Locked
  • Replies 5 replies
  • Answers 1 answer
  • Subscribers 348 subscribers
  • Views 3987 views
  • Users 0 members are here
Options
Related
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

ARM SVE2 instruction to use 2048 bits vector

Thanujvashan

"Hi , I had recently installed DS5 and ran the matric multiplication application from SVE examples , since I had chosen the N1 as the FVP environment, I observed the vector length was 8 x 64 bits(since application had float 64 as datatype) = 512 bits. I am exploring more on how to force to use the predicate register to utilize the 2048 bits in SVE2 platforms "

Parents
  • 0 in reply to Martin Weidmann

    Thanks for replying , I meant for N1 only , i was not aware of this AEM , is this an FVP within in the DS5 ? , my intention is  to experiment 2048 bits vector length in FVP environment using DS5 since i dont have the hardware, kindly point to on which Neoverse FVP model in DS5 would help for the experiment 

Reply
  • 0 in reply to Martin Weidmann

    Thanks for replying , I meant for N1 only , i was not aware of this AEM , is this an FVP within in the DS5 ? , my intention is  to experiment 2048 bits vector length in FVP environment using DS5 since i dont have the hardware, kindly point to on which Neoverse FVP model in DS5 would help for the experiment 

Children