Please note: We are aware of an issue affecting replies on the Arm Community forums, which may not be loading as expected.

We apologize for any inconvenience and appreciate your patience while we investigate and work to resolve the issue.

Thank you for your understanding.

  • State Not Answered
  • Locked Locked
  • Replies 1 reply
  • Subscribers 347 subscribers
  • Views 1551 views
  • Users 0 members are here
Options
Related
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

How does cache system work when Dual-Core Lockstep mode in Cortex-A76AE is activated.

Yiming Gan

Dear Forum,

Could some one explain how the cache system works when DCLS is activated on Cortex-A76AE?

As both cores serve as logically one core and provide the error check ability, all the registers needed to be reset beforehands. But what about the L1 and L2 cache? Do you reset/clear the cache as well?

Also, why does the DCLS feature can only be selected during boot time? What prevents it to be a runtime feature?

Thanks!

Yiming Gan.