• State Accepted Answer
  • Locked Locked
  • Replies 6 replies
  • Answers 1 answer
  • Subscribers 349 subscribers
  • Views 4257 views
  • Users 0 members are here
Options
Related
How was your experience today?
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

On Cortex-M7, can speculative access bring accessed data to D cache?

Pavel A

Asking this to better understand how to manage cache consistency on I/O buffer for DMA read.

Is it possible that in between of cache invalidation on the buffer and end of DMA read, a speculative data access brings incomplete data to the cache?

When the cache on DMA read buffer (device to CPU) should be invalidated: before starting DMA, or after the DMA ends?

Parents
  • 0

    For Cortex-M7, it is possible depending on your software memory access pattern. 

    A specualtive data access could happen during the DMA operation. In some cases, the specualtive data access might be made to the DMA buffer, for example, accessing adjacent cacheable memory.

Reply
  • 0

    For Cortex-M7, it is possible depending on your software memory access pattern. 

    A specualtive data access could happen during the DMA operation. In some cases, the specualtive data access might be made to the DMA buffer, for example, accessing adjacent cacheable memory.

Children
No data