Architectures and Processors forum IO coherency

State Accepted Answer
Locked Locked
Replies 1 reply
Subscribers 347 subscribers
Views 2563 views
Users 0 members are here

Options

Related

This discussion has been locked.

You can no longer post new replies to this discussion. If you have a question you can start a new discussion

IO coherency

Surabhi over 4 years ago

Hello,

I would like to know what is IO Coherency in ARM Cortex R5?

Thanks,

Surabhi

Top replies

vstehle over 4 years ago +2 verified

Hi Surabhi , I think this refers to the Cortex-R5 Accelerator Coherency Port (ACP). This is an AXI port where you can connect a peripheral. The ACP port will provide coherency between the CPUs and...

+1 vstehle over 4 years ago

Hi Surabhi,

I think this refers to the Cortex-R5 Accelerator Coherency Port (ACP).

This is an AXI port where you can connect a peripheral. The ACP port will provide coherency between the CPUs and the peripheral. In the case of the Cortex-R5, the peripheral writes will invalidate cache lines from the CPUs caches.

See the ACP chapter in the Cortex-R5 Technical Reference Manual.
Cancel
Vote up +2 Vote down

Cancel