Please note: We are aware of an issue affecting replies on the Arm Community forums, which may not be loading as expected.

We apologize for any inconvenience and appreciate your patience while we investigate and work to resolve the issue.

Thank you for your understanding.

  • State Accepted Answer
  • Locked Locked
  • Replies 2 replies
  • Subscribers 346 subscribers
  • Views 12524 views
  • Users 0 members are here
Options
Related
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

AMBA AXI can set data transfer cacheable or bufferable, I want ask this cache or buffer refer to the cache or buffer inside AXI interconnect or system cache?

Kun.Niu

AMBA AXI can set data transfer cacheable or bufferable, I want ask this cache or buffer refer to the cache or buffer inside AXI interconnect or system cache?

As usual, we talk about cache is mainly refer to the cache inside CPU, but AXI's cache or buffer is reffer to the cache inside CPU or just the cache or buffer inside

the AXI interconnect? or other place's cache or buffer?

I am looking forward for your answer, thanks very much!

Parents Reply Children
No data