need arm cortex a7 kernel level optimization methods.
Can we access physical memory directly ?
Do we need to disable MMU to access physical memory ? will caches be available if MMU disabled?
faced similar problem..
Help !!
mcdvoice