• State Not Answered
  • Locked Locked
  • Replies 4 replies
  • Subscribers 353 subscribers
  • Views 3690 views
  • Users 0 members are here
2025 survey

We are running a survey to help us improve the experience for all of our members. If you see the survey appear, please take the time to tell us about your experience if you can.

Options
Related
How was your experience today?
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

interrupt signal when performing world switch on GICV3/4

林军

We have a question on the interrupt signal when performing world switch.

  1. Suppose the CPU is running in secure world (TEE). An interrupt(Non secure Group1) is generated from REE.
  2. With SCR_EL3.FIQ==0, it will be signaled as an FIQ, the exception is taken to S-EL1.
  3. EL3 performs world switch.
  4. Now the PE is in Non-secure stat, the interrupt is IRQ.

Does the GIC/CPU interface generate an extra interrupt signal when detecting world switch(NS-bit flop) with GICv3? Or is it still the same interrupt signal but only recognized as IRQ when switched to non-secure world?

Parents Reply Children