hi,
could you tell me whether cortex-A55 support cache lock function?
which cache support it, L1 or L2 or L3 or all of them?
THANKS
Hi summer123,
As i could read on some forum, it's depend on some board's timer definition. You must be sure of using the common one. The Arch timer definition (A55 definition in your case) in place of the board's one.In some case, this is locking some cache function.
could we have some information about your environement.Regards
What is the relation of the arch timer and cache locking?
Hi 42Bastian SchickIndeed for me either it has nothing to do. But there will appear to be an impact on this point.I just report what i have read to this subject, may be, it's a wrong track...