• State Not Answered
  • Locked Locked
  • Replies 6 replies
  • Subscribers 350 subscribers
  • Views 5077 views
  • Users 0 members are here
2025 survey

We are running a survey to help us improve the experience for all of our members. If you see the survey appear, please take the time to tell us about your experience if you can.

Options
Related
How was your experience today?
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Cortex M33 Tracing

Lica

Hey, 

As I am exploring the tracing capabilities present in the Cortex M33, there are some things that I am not able to understand fully, such as the connection between ETM and the tracing sinks. As I read, more doubts emerged, and the more confused I got. So what I wanted to know is: 

  • Is it possible to access the tracing streams from the running system? What I mean is if the core can obtain these packets while running.
  • What is the difference between the Micro Trace Buffer(MTB) and Embedded Trace Buffer(ETB)? I thought both acted like buffers for the trace packets generated by a tracing unit, such as the ETM.

Cheers

Parents
  • 0 in reply to 42Bastian Schick

    To clarify, I found that the ETB is not implemented on the board that I am using. Thank you all for the answers.

    Just another question that I am wondering. The comparators on the DWT unit are connected? If so, how? I am trying to watch accesses of a specific region of memory, and from what I tried, I got no kind of Debug Monitor Exception even though I enabled it. The Cortex M33 has 4 comparators with the following functions:

    • Comp 0: ID Bits = 0b01011 - Cycle Counter, Instruction Address, Data Address, and Data Address With Value
    • Comp 1: ID Bits = 0b11010 - Instruction Address, Instruction Address Limit, Data Address, Data Address Limit, and Data Address With Value.
    • Comp 2: ID Bits = 0b01010 - Instruction Address, Data Address, and Data Address With Value.
    • Comp 3: ID Bits = 0b11110 - Instruction Address, Instruction Address Limit, Data Address, Data Address Limit, Data value, Linked Data Value, and Data Address With Value.

    Cheers

Reply
  • 0 in reply to 42Bastian Schick

    To clarify, I found that the ETB is not implemented on the board that I am using. Thank you all for the answers.

    Just another question that I am wondering. The comparators on the DWT unit are connected? If so, how? I am trying to watch accesses of a specific region of memory, and from what I tried, I got no kind of Debug Monitor Exception even though I enabled it. The Cortex M33 has 4 comparators with the following functions:

    • Comp 0: ID Bits = 0b01011 - Cycle Counter, Instruction Address, Data Address, and Data Address With Value
    • Comp 1: ID Bits = 0b11010 - Instruction Address, Instruction Address Limit, Data Address, Data Address Limit, and Data Address With Value.
    • Comp 2: ID Bits = 0b01010 - Instruction Address, Data Address, and Data Address With Value.
    • Comp 3: ID Bits = 0b11110 - Instruction Address, Instruction Address Limit, Data Address, Data Address Limit, Data value, Linked Data Value, and Data Address With Value.

    Cheers

Children
No data