This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

A72 Invalidate dirty cache line (DC IVAC)

The A53 TRM says that when you invalidate a dirty cache line (DC IVAC), then a clean is automatically performed before the invalidate.

Does the A72 have the same behavior?

Is it possible to invalidate a dirty cache line without the clean happening?

0