This discussion has been locked.

You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Non-secure configuration of UART1 on Arm Musca-A1

Hi,

I'm using Arm Musca-A1 and I am stuck with the configuration of UART1 to non-secure. From my understanding, to configure the peripheral to a non-secure access setting one should configure SAU and give access to it in the

Secure Privilege Control component (AHBNSPPCEXP0); however, after transitioning to the NS world, on the first attempt to access UART1 registers (e.g. UART1IBRD) I got an hardfault with the following status in the CFSR, HFSR and SFSR.

Is anything that I missing?

Top replies

Daniel Oliveira over 5 years ago in reply to 42Bastian Schick +1 verified

On Cortex-M processors it's a little different. Nothwidstanding I was able to solve the problem. In fact I had the right assumption (you need PPC + SAU to configure a peripheral as NS), but I had some...

Parents

0 42Bastian Schick over 5 years ago in reply to Daniel Oliveira

I did not find any information about this Musca-A1 and the peripherals. But on Cortex-A there is often another place where you can choose wheter a peripheral is secure or not.
Cancel
Vote up 0 Vote down

Cancel

Reply

0 42Bastian Schick over 5 years ago in reply to Daniel Oliveira

I did not find any information about this Musca-A1 and the peripherals. But on Cortex-A there is often another place where you can choose wheter a peripheral is secure or not.
Cancel
Vote up 0 Vote down

Cancel

Children

+1 Daniel Oliveira over 5 years ago in reply to 42Bastian Schick

On Cortex-M processors it's a little different. Nothwidstanding I was able to solve the problem. In fact I had the right assumption (you need PPC + SAU to configure a peripheral as NS), but I had some code running on Flash before I loaded my own to SRAM (which is where I am to execute). This issue is solved.
Cancel
Vote up +1 Vote down

Cancel