This discussion has been locked.

You can no longer post new replies to this discussion. If you have a question you can start a new discussion

How to realise a dual-core "LOCK-STEP" Cortex-M7 at the integration level？

Canon over 5 years ago

Is here any detail information or integration guide？

how to realise the compare logic ，only to compare the CM7 core interface？