• State Accepted Answer
  • +1 person also asked this people also asked this
  • Locked Locked
  • Replies 1 reply
  • Subscribers 347 subscribers
  • Views 7970 views
  • Users 0 members are here
Options
Related
How was your experience today?
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

how to understand ARMv8 exception level1 secure/non-secure MMU?

yan.wy

Hi Experts,

     ARMv8 MMU TTBRn_ELx registers are banked by exception level.

     In "DDI0487A_b_armv8_arm.pdf" page 1640, the controlling register of secure EL1&0 stage1 is TTBR0_EL1

     and Non-secure EL1&0 stage 1 controlling register is also TTBR0_EL1.    

     Is same register TTBR0_EL1 between secure EL1 and non-secure EL1?

         

     ARMv7 TTBR0 register is banked by secure/non-secure.

     If program switches to secureos(secure world) from linux kernel(normal world), the MMU table is changed automatically.

     How does ARMv8 MMU table work if program enter secure EL1 from non-secure EL1?

     Thanks for your attention!

  • +1

    TTBR0_EL1 is the same register in secure EL1 and non-secure EL1 (if they are both AArch64.)

    yan.wy wrote:

         If program switches to secureos(secure world) from linux kernel(normal world), the MMU table is changed automatically.

         How does ARMv8 MMU table work if program enter secure EL1 from non-secure EL1?

    It is not possible to go directly from NS-EL1 to S_EL1, you must first go to EL3 (which is always secure.)  The code running at EL3, usually called a secure monitor, will change the value in TTBR0_EL1 to the correct one for the target EL1.