• State Accepted Answer
  • Locked Locked
  • Replies 2 replies
  • Subscribers 349 subscribers
  • Views 4152 views
  • Users 0 members are here
2025 survey

We are running a survey to help us improve the experience for all of our members. If you see the survey appear, please take the time to tell us about your experience if you can.

Options
Related
How was your experience today?
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Instruction availability

Jens Bauer

I've seen code using both positive and negative right-shifted register indexing.

These instructions do not seem to be available on Cortex-M or Cortex-A (thumb-mode).

I've seen them available for ARM7TDMI (in 32-bit ARM mode)

Example:

  •      str     r0,[r1,r2,asr#5]      /* positive right-shifted register offset */
  •      str     r0,[r1,-r2,lsl#2]     /* negative shifted register offset */
  •      str     r0,[r1,-r2,asr#5]     /* negative right-shifted register offset */
  •      str     r0,[r1,-r2,asr#12]!   /* negative right-shifted register offset with update */

What's the most recent (or fastest) ARM processor family that implement these instructions ?

Parents Reply Children
No data