• State Accepted Answer
  • Locked Locked
  • Replies 2 replies
  • Subscribers 348 subscribers
  • Views 11933 views
  • Users 0 members are here
Options
How was your experience today?
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

What is the difference between PoC and PoU for Cortex-A7 MPCore?

chinatiger

hi, experts:

ARM ARM manual introduces a concept PoC and PoU for cache maintanance operations.

Based on Cortex-A7 MPCore TRM and ARM ARM manual, i got below conclusion:

1. PoC points to external DRAM region for CA7 MPCore.

    Is it right?

2. PoU points to L1 DCache if BROADCASTINNER is low.

    Is it right?

3. What is the difference between PoC and PoU for Cortex-A7 MPCore?

    for exampe:

    DCCMVAU : DCache clean line to PoU

    DCCMVAC : DCache clean line to PoC

     They confused me!

     I don't know when to use DCCMVAC, when to use DCCMVAU.

best wishes,


0