Arm Community
Site
Search
User
Site
Search
User
Support forums
Architectures and Processors forum
ARM926ejs Cache linefill
Jump...
Cancel
State
Accepted Answer
+1
person also asked this
people also asked this
Locked
Locked
Replies
4 replies
Subscribers
349 subscribers
Views
6012 views
Users
0 members are here
Arm9
Options
Share
More actions
Cancel
Related
How was your experience today?
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion
ARM926ejs Cache linefill
guestposter guestposter
over 12 years ago
Top replies
Peter Harris
over 12 years ago
+1
verified
Note: This was originally posted on 25th March 2009 at http://forums.arm.com > If not, how can we make sure the coherence of DCache and SDRAM when in Write-though mode? Here you are basically trying to...
Parents
+1
Peter Harris
over 12 years ago
Note: This was originally posted on 25th March 2009 at
http://forums.arm.com
> If not, how can we make sure the coherence of DCache and SDRAM when in Write-though mode?
Here you are basically trying to assume coherence between to memories with radically different timing properties - assuming other bus masters can access the DRAM, and that the DRAM is clocked slower than the cache you might be waiting some time for the DRAM write to complete. I think you would have to perform a drain write-buffer operation to ensure coherence.
Is there any particular reason why you want to use write-through rather than write-back? Write-back is normally much more power efficient, and more bus bandwidth friendly - and adding the necessary cache maintenance operations to synchronize with external memory is not normally too difficult.
> When arm9 write a write-though region, if cache miss, will it first fill the cache line, then write
data to DCache, and at last send to from DCache to Write Buffer?
All ARM9 caches are read-allocate. A write that misses will not update the cache.
Cheers, I
Cancel
Vote up
+1
Vote down
Cancel
Reply
+1
Peter Harris
over 12 years ago
Note: This was originally posted on 25th March 2009 at
http://forums.arm.com
> If not, how can we make sure the coherence of DCache and SDRAM when in Write-though mode?
Here you are basically trying to assume coherence between to memories with radically different timing properties - assuming other bus masters can access the DRAM, and that the DRAM is clocked slower than the cache you might be waiting some time for the DRAM write to complete. I think you would have to perform a drain write-buffer operation to ensure coherence.
Is there any particular reason why you want to use write-through rather than write-back? Write-back is normally much more power efficient, and more bus bandwidth friendly - and adding the necessary cache maintenance operations to synchronize with external memory is not normally too difficult.
> When arm9 write a write-though region, if cache miss, will it first fill the cache line, then write
data to DCache, and at last send to from DCache to Write Buffer?
All ARM9 caches are read-allocate. A write that misses will not update the cache.
Cheers, I
Cancel
Vote up
+1
Vote down
Cancel
Children
No data