• State Accepted Answer
  • +1 person also asked this people also asked this
  • Locked Locked
  • Replies 4 replies
  • Subscribers 350 subscribers
  • Views 5990 views
  • Users 0 members are here
2025 survey

We are running a survey to help us improve the experience for all of our members. If you see the survey appear, please take the time to tell us about your experience if you can.

Options
Related
How was your experience today?
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

ARM926ejs Cache linefill

guestposter guestposter
Parents
  • +1 Arm Employee Badge
    Note: This was originally posted on 25th March 2009 at http://forums.arm.com

    > If not, how can we make sure the coherence of DCache and SDRAM when in Write-though mode?

    Here you are basically trying to assume coherence between to memories with radically different timing properties - assuming other bus masters can access the DRAM, and that the DRAM is clocked slower than the cache you might be waiting some time for the DRAM write to complete. I think you would have to perform a drain write-buffer operation to ensure coherence.

    Is there any particular reason why you want to use write-through rather than write-back? Write-back is normally much more power efficient, and more bus bandwidth friendly - and adding the necessary cache maintenance operations to synchronize with external memory is not normally too difficult.

    > When arm9 write a write-though region, if cache miss, will it first fill the cache line, then write
    data to DCache, and at last send to from DCache to Write Buffer? 

    All ARM9 caches are read-allocate. A write that misses will not update the cache.

    Cheers, I
Reply
  • +1 Arm Employee Badge
    Note: This was originally posted on 25th March 2009 at http://forums.arm.com

    > If not, how can we make sure the coherence of DCache and SDRAM when in Write-though mode?

    Here you are basically trying to assume coherence between to memories with radically different timing properties - assuming other bus masters can access the DRAM, and that the DRAM is clocked slower than the cache you might be waiting some time for the DRAM write to complete. I think you would have to perform a drain write-buffer operation to ensure coherence.

    Is there any particular reason why you want to use write-through rather than write-back? Write-back is normally much more power efficient, and more bus bandwidth friendly - and adding the necessary cache maintenance operations to synchronize with external memory is not normally too difficult.

    > When arm9 write a write-though region, if cache miss, will it first fill the cache line, then write
    data to DCache, and at last send to from DCache to Write Buffer? 

    All ARM9 caches are read-allocate. A write that misses will not update the cache.

    Cheers, I
Children
No data