• State Not Answered
  • Locked Locked
  • Replies 4 replies
  • Subscribers 350 subscribers
  • Views 9094 views
  • Users 0 members are here
Options
Related
How was your experience today?
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Deadlock accross multiple interconnects

Nan Kou
Note: This was originally posted on 5th January 2011 at http://forums.arm.com

For single AXI matrix, the interconnect can ensure that deadlock cannot occur via CDAS , however, could you please give me some cases about deadlock occurring accross multiple interconnects and recommendations about how to solve it ? Thank you very much.
Parents
  • 0 in reply to George ZHAO

    Now I think I understand it.

    The reasoning in my my previous post is wrong. I assumed that WDATA can be buffered by slave port B, but this is not true. As the burst maybe very long, so the design may not buffer WDATA in intermediate stages. As a result, T2's data can not be sent out from A until T1's data is accepted by F, and deadlock occurs.

Reply
  • 0 in reply to George ZHAO

    Now I think I understand it.

    The reasoning in my my previous post is wrong. I assumed that WDATA can be buffered by slave port B, but this is not true. As the burst maybe very long, so the design may not buffer WDATA in intermediate stages. As a result, T2's data can not be sent out from A until T1's data is accepted by F, and deadlock occurs.

Children
No data