Architectures and Processors forum Deadlock accross multiple interconnects

This discussion has been locked.

You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Deadlock accross multiple interconnects

Note: This was originally posted on 5th January 2011 at http://forums.arm.com

For single AXI matrix, the interconnect can ensure that deadlock cannot occur via CDAS , however, could you please give me some cases about deadlock occurring accross multiple interconnects and recommendations about how to solve it ? Thank you very much.