Thanks for this info. In the other word, A core cannot access another cores if no exception occur, also no need for accessing another core, (actually inter-acessing between cores depend on my software desgin), is that right understanding?
Cores cannot access the core internal registers of another core. Never. To exchange data between cores you need global "registers": Memory, periphperals like the GIC. But only by help of SW running on that core.