This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

L1 cache BW

HI there:

i am developing on ARMv8 a57 based CPU, i wonder how could i obtaib the bandwidth between L1 cache and L2 cache cause i could not find any related information from a57 techinicial reference manual.

as you know, the STREAM can tell the BW accessing the mem, and the BW between registers and L1 cache can be founfd in the manual.

Parents Reply Children
No data