We are running a survey to help us improve the experience for all of our members. If you see the survey appear, please take the time to tell us about your experience if you can.
Hi, I am working on AHB2APB bridge verification, following are the parameters for the bridge master and slave side.AHB Master -> Address width: 32 bits Data width: 32 bits APB Slave -> Address width: 32 bits Data width:32 bitsWhen performing a read burst incremental transfer of length 4 with HSIZE = 0 (byte), I am getting the following response HADDR = 0x00 HRDATA = 0x0A0B0C0D
HADDR = 0x01 HRDATA = 0x090A0B0C
HADDR = 0x02 HRDATA = 0x08090A0B
HADDR = 0x03 HRDATA = 0x0708090A -> Ideally, I am incrementing my HADDR depending on the size, so it was +0x1 for size 0. But my APb slave is word addressable, and it only returns 32 bits when it gets a request. So, here, what should be the expected data on the master's side, HRDATA?
-> Is it correct to send narrow bursts like size =0 size =1 burst to APB slaves?Please kindly help me understand this scenario better and I would be grateful for any advice I appreciate any help you can provide.
Moved to SoC Design and Simulation forum