• State Not Answered
  • Locked Locked
  • Replies 2 replies
  • Subscribers 93 subscribers
  • Views 8061 views
  • Users 0 members are here
2025 survey

We are running a survey to help us improve the experience for all of our members. If you see the survey appear, please take the time to tell us about your experience if you can.

Options
Related
How was your experience today?
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

L4 cache in N1 SDP SoC

Paweł

Hi All,

I am running my Linux workload on N1 SDP. According to N1 SDP documentation the SoC includes L1, L2 and L3 cache. 

When I run lstopo command, I got information about 8MB L4 cache. 

However when I read CLIDR_EL1 control register, I get  0xc3000123 which indicates that the “L3 cache is the highest Inner Cacheable level.”

Is The L4 cache part of CMN-600?  Do I need to do something to enable it? Or it is enabled by default?

Best 

Pawel