Support forums

SoC Design and Simulation forum AHB DeadLock: HREADY=0 & HTRANS=BUSY

State Accepted Answer
+1 person also asked this people also asked this
Locked Locked
Replies 3 replies
Subscribers 91 subscribers
Views 10565 views
Users 0 members are here

Options

How was your experience today?

This discussion has been locked.

You can no longer post new replies to this discussion. If you have a question you can start a new discussion

AHB DeadLock: HREADY=0 & HTRANS=BUSY

Chanpreet Singh over 4 years ago

If the slave asserts wait state (HREADY=0), and master asserts HTRANS =BUSY, then should the slave wait for change of HTRANS from BUSY to NONSEQ/SEQ or should the slave change the HREADY=1. This condition happens at 'Incrementing burst of undefined length'. This is a deadlock condition; something which is not clear from AHB spec.

Top replies

Colin Campbell over 4 years ago +1 verified

This isn't a deadlock. The slave's data phase HREADY=0 response is for the previous address phase transfer (which must have been a NONSEQ or SEQ transfer), and is not in any way related to the current...

Parents

0 Oliver Beirne over 4 years ago

Hi Chanpreet Singh

Just for your information I have moved your thread to the SoC forum where it should live.

Thanks!
Cancel
Up 0 Down

Cancel

Reply

0 Oliver Beirne over 4 years ago

Hi Chanpreet Singh

Just for your information I have moved your thread to the SoC forum where it should live.

Thanks!
Cancel
Up 0 Down

Cancel

Children

No data