• State Accepted Answer
  • Locked Locked
  • Replies 1 reply
  • Subscribers 88 subscribers
  • Views 5738 views
  • Users 0 members are here
Options
Related
How was your experience today?
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Can I place the System MMU (SMMU-400) before the DRAM Memory Controller (DMC-400)?

Iakovos

Hi all,

 

I have two A15 CPUs and 1GByte of DRAM memory. I want to dedicate 0.5GByte of memory to each CPU. Would the following system work?

 

(A15)  (A15)

   |          |

----CCI-----

       |

    SMMU

       |

     DMC

 

The SMMU will map the addresses coming from the first A15 (0-0.5GB) to the first half portion of the DRAM memory (0-0.5GB) and the addresses coming from the second A15 (0-0.5GB) to the second half of the DRAM memory (0.5GB-1GB). Moreover, the SMMU will provide protection allowing each CPU to access only its portion of memory.

 

Iakovos

Parents
  • 0

    Hi Lakovos,

    System MMU should be ideally placed as close to the master initiator as possible I.e before any interconnect which usually separates the SMMU from the DMC. The most popular component to connect above the DMC and after the interconnect is the TZC-400 TrustZone address space controller. I am replying while andynightingale is traveling - please let me know if that answers your question.

Reply
  • 0

    Hi Lakovos,

    System MMU should be ideally placed as close to the master initiator as possible I.e before any interconnect which usually separates the SMMU from the DMC. The most popular component to connect above the DMC and after the interconnect is the TZC-400 TrustZone address space controller. I am replying while andynightingale is traveling - please let me know if that answers your question.

Children
No data