Arm Community
Site
Search
User
Site
Search
User
Support forums
SoC Design and Simulation forum
Write Data Interleaving - AXI
State
Not Answered
Locked
Locked
Replies
2 replies
Subscribers
91 subscribers
Views
10895 views
Users
0 members are here
AMBA
AXI
Bus Architecture
Interface
Options
Share
More actions
Related
How was your experience today?
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion
Write Data Interleaving - AXI
Amaresh Chaligeri
over 12 years ago
Note: This was originally posted on 19th March 2009 at
http://forums.arm.com
Hello,
Can anybody help me to understand the reasoning behind write data interleaving ordering restriction imposed by AXI spec.
[Chapter 8.5 Write data interleaving]
"The order in which a slave receives the first data item of each transaction must be the
same as the order in which it receives the addresses for the transactions."
Thanks in advance,
Amaresh
0
Quote