Support forums

SoC Design and Simulation forum PL031 verilog generation

State Not Answered
Locked Locked
Replies 2 replies
Subscribers 88 subscribers
Views 4442 views
Users 0 members are here

Options

How was your experience today?

This discussion has been locked.

You can no longer post new replies to this discussion. If you have a question you can start a new discussion

PL031 verilog generation

nicolan nicolan over 11 years ago

Note: This was originally posted on 19th February 2009 at http://forums.arm.com

Pls, I need an answer to a blocking issue

I tried to generate a verilog code for PL031 connection matrix 2x3.
Unfortunely generated HSEL signal for each slave doesn't work properly.
In "AxiToAhbWrapper" output verilog file, in fact, following assign appears:

assign HSEL =1'b1;

and because this block is "copied" for all the master interface inside, then all "HSELx" signals are put high.

What's appens?!

regards
Nicola

Parents

0 nicolan nicolan over 11 years ago

Note: This was originally posted on 20th February 2009 at http://forums.arm.com

Thanks JD,

HTRANS utilization, I think, is the best way to proceed.

rgds,

Nicola
Cancel
Up 0 Down

Cancel

Reply

0 nicolan nicolan over 11 years ago

Note: This was originally posted on 20th February 2009 at http://forums.arm.com

Thanks JD,

HTRANS utilization, I think, is the best way to proceed.

rgds,

Nicola
Cancel
Up 0 Down

Cancel

Children

No data