Arm Community
Site
Search
User
Site
Search
User
Support forums
SoC Design and Simulation forum
AMBA AXI Write response
State
Not Answered
Locked
Locked
Replies
6 replies
Subscribers
92 subscribers
Views
22051 views
Users
0 members are here
AMBA
AXI
Bus Architecture
Options
Share
More actions
Related
How was your experience today?
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion
AMBA AXI Write response
Sai Krishna
over 12 years ago
I am just going through the specs of AMBA AXI.
I've few questions.It will be great if anybody clarify
1) Why there was no Write response for each beat in burst Write. But there is a seperate Read response for each beat in a Read burst ?
2) How to terminate A read/write burst ? Specification says we can not stop bursts intermittantly.
i) Can A master can give WLAST in middle of a burst transfer ?
ii) in the same way if slave assersts RLAST before the completion of a busrt read?
If WLAST and RLAST can not do the above cases, then what is the special use of WLAST and RLAST because we are getting individual beat responses anyway?
3) Whats the exact use of Exclusive Read and Write Pair transaction? Where exactly these will be used?
Thanks in advance..
Regards,
Sai Krishna
0
Quote