• State Accepted Answer
  • +1 person also asked this people also asked this
  • Locked Locked
  • Replies 3 replies
  • Subscribers 23 subscribers
  • Views 1053 views
  • Users 0 members are here
2025 survey

We are running a survey to help us improve the experience for all of our members. If you see the survey appear, please take the time to tell us about your experience if you can.

Options
Related
How was your experience today?
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

UART driver with GPIO hardware flow control

ajcurtis84

Hello,

I am using the OmSemi RSL15 processor. The USART interface does not support hardware flow control. Is it possible to add flow control by using GPIOs in the CMSIS driver? Is there an example implementation available?

Thanks

Parents
  • +1 Arm Employee Badge in reply to ajcurtis84

    I briefly searched through our CMSIS UART drivers, but I could not find a driver that implements hardware flow control via GPIO pins which you could use as a template. So you will have to implement this by yourself.

    I would implement two FIFO buffers for sending and receiving bytes in software and the transmission and reception of bytes via UART interrupt. When bytes are put in and out of the FIFO, the hardware flow control pins could be set according to the fill status of the FIFOs.

    The LPC18xx UART driver only supports hardware flow control with dedicated UART pins. Our driver initializes the MCR register according to the specified CMSIS driver initialization parameters. The FIFOs are handled by the UART hardware.

Reply
  • +1 Arm Employee Badge in reply to ajcurtis84

    I briefly searched through our CMSIS UART drivers, but I could not find a driver that implements hardware flow control via GPIO pins which you could use as a template. So you will have to implement this by yourself.

    I would implement two FIFO buffers for sending and receiving bytes in software and the transmission and reception of bytes via UART interrupt. When bytes are put in and out of the FIFO, the hardware flow control pins could be set according to the fill status of the FIFOs.

    The LPC18xx UART driver only supports hardware flow control with dedicated UART pins. Our driver initializes the MCR register according to the specified CMSIS driver initialization parameters. The FIFOs are handled by the UART hardware.

Children
No data