We are running a survey to help us improve the experience for all of our members. If you see the survey appear, please take the time to tell us about your experience if you can.
Dear all, I am using LPC 2132 controller. In nested interrupt IENABLE and IDISABLE macros giving error in RVCT. The error is as below
source\cpu.c(61): error: #20: identifier "LR" is undefined source\cpu.c(61): error: #20: identifier "SP" is undefined source\cpu.c(61): error: #20: identifier "LR" is undefined source\cpu.c(61): warning: #1287-D: LDM/STM instruction may be expanded source\cpu.c(61): error: #20: identifier "SP" is undefined source\cpu.c(61): error: #20: identifier "LR" is undefined source\cpu.c(61): error: #29: expected an expression
Can any body suggest the problem in my project settings. The same function and same macro is working in CARM. Regards S Rajan
You have to write it in an assembly module
See: http://www.keil.com/support/docs/3229.htm