We are running a survey to help us improve the experience for all of our members. If you see the survey appear, please take the time to tell us about your experience if you can.
Hi
Does anyone have a debug-ram.ini file they are successfully using to allow debug from ext_ram on an STM32F4? Could you post it? Init/debug in SRAM or SDRAM is fine and I can change registers to suit my memory, using yours as a (great) template.
I am NOT asking for the standard internal ram debug ini.
Thanks Mark
It is going to depend on your specific memory choice and configuration. ie the memory chip you are using, the pins establishing the interface and the width of the address and data buses, along with external clock sources, PLL, etc.
Dump the RCC and FMC/FSMC registers for your established external bus in normal operation, and then enumerate them into your script. You need to replicate the mechanics in SystemInit()
Thanks for stating the concept and a how-to-go-about-it. I'm asking if someone has an example to use as a reference so I have it to learn from or refer to. I'm disappointed that Keil don't supply one for the dev boards they supply.
If anyone has a sample they could post I'm still interested. Having one on the forum board so it can be found by others in the future would be good. I'll post mine when I get it done.
Thanks
/******************************************************************************/ /* Ext_SDRAM.ini: External SDRAM Initialization File */ /******************************************************************************/ // <<< Use Configuration Wizard in Context Menu >>> // /******************************************************************************/ /* This file is part of the uVision/ARM development tools. */ /* Copyright (c) 2005-2009 Keil Software. All rights reserved. */ /* This software may only be used under the terms of a valid, current, */ /* end user licence from KEIL for a compatible version of KEIL software */ /* development tools. Nothing else gives you the right to use this software. */ /******************************************************************************/ DEFINE CHAR Setup; DEFINE INT Entry; DEFINE LONG PMC; DEFINE LONG PIO_SD; DEFINE LONG MATRIX; DEFINE LONG SDRAMC; DEFINE LONG SDRAM; // Memory mapped peripherals address definitions PMC = 0xFFFFFC00; PIO_SD = 0xFFFFF800; MATRIX = 0xFFFFEE00; SDRAMC = 0xFFFFEA00; SDRAM = 0x20000000; FUNC void Clock_Setup (void) { if (Setup & 0x01) { // Setup clock; XTAL = 18.432000 MHz // PLLA = 96.109714 MHz // Processor Clock = 96.109714 MHz // Master Clock = 96.109714 MHz _WDWORD(PMC+ 0x20, 0x00000701); // CKGR_MOR: Enable main oscillator _sleep_(100); // Wait for stable Main Oscillator _WDWORD(PMC+ 0x28, 0x20483F0E); // CKGR_PLLAR: Configure PLL A _WDWORD(PMC+ 0x30, 0x00000000); // PMC_MCKR: PRES field _sleep_(100); // Wait for Main Master Clock ready _WDWORD(PMC+ 0x30, 0x00000002); // PMC_MCKR: all fields _sleep_(100); // Wait for Main Master Clock ready } } FUNC void SDRAM_Setup (void) { if (Setup & 0x02) { // Setup SDRAM Controller // Setup pins for SDRAM controlling (Pins PC16 .. PC31) _WDWORD(PIO_SD+0x60, 0xFFFF0000); // Disable pull-ups _WDWORD(PIO_SD+0x70, 0xFFFF0000); // Select peripheral A _WDWORD(PIO_SD+0x04, 0xFFFF0000); // Disable PIO mode _WDWORD(MATRIX+0x11C,0x00000002); // EBI_CSA: CSA1 support for SDRAM _WDWORD(SDRAMC+0x08, 0x85227259); // SDRAM Configuration _sleep_(10); _WDWORD(SDRAMC+0x00, 0x00000001); // Issue NOP Command _WDWORD(SDRAM+ 0x00, 0x00000000); _WDWORD(SDRAMC+0x00, 0x00000002); // Issue Precharge All Command _WDWORD(SDRAM+ 0x00, 0x00000000); _sleep_(10); _WDWORD(SDRAMC+0x00, 0x00000004); // Issue Auto-Refresh Command _WDWORD(SDRAM+ 0x00, 0x00000000); _WDWORD(SDRAM+ 0x00, 0x00000000); _WDWORD(SDRAM+ 0x00, 0x00000000); _WDWORD(SDRAM+ 0x00, 0x00000000); _WDWORD(SDRAM+ 0x00, 0x00000000); _WDWORD(SDRAM+ 0x00, 0x00000000); _WDWORD(SDRAM+ 0x00, 0x00000000); _WDWORD(SDRAM+ 0x00, 0x00000000); _WDWORD(SDRAMC+0x00, 0x00000003); // Issue Load Mode Register Command _WDWORD(SDRAM+ 0x24, 0x00000020); _WDWORD(SDRAMC+0x00, 0x00000000); // Enter Normal Mode _WDWORD(SDRAM+ 0x00, 0x00000000); _WDWORD(SDRAMC+0x04, 0x000005DD); // Refresh for SDRAM (at 96 MHz) } } FUNC void Remap (void) { if (Setup & 0x10) { _WDWORD(MATRIX+0x100,0x00000003); // MATRIX_MRCR: Remap IRAM to 0 } } FUNC void PC_Setup (void) { if (Setup & 0x40) { PC = Entry; } } FUNC void GoMain (void) { if ((Setup & 0xA0) == 0xA0) { exec("g,main"); } } // <o1.0> Clock Setup // <o1.1> SDRAM Setup // <e1.4> Remap // </e> // <e1.5> Download Program FUNC void Download (void) { if (Setup & 0x20) { // <s0.80> Command for Loading exec("LOAD Ext_SDRAM\\Blinky.axf INCREMENTAL"); } } // </e> // <e0.6> Setup Program Counter to Entry Point // <o1> Program Entry Point <0x0-0xFFFFFFFF> // </e> // <e.7> Execute Program untill Main Function // </e> Setup = 0xF3; Entry = 0x20000000; Clock_Setup(); SDRAM_Setup(); Remap(); Download(); PC_Setup(); GoMain();
/******************************************************************************/ /* FLASH_NOR.ini: NOR Initialization File */ /******************************************************************************/ // <<< Use Configuration Wizard in Context Menu >>> // /******************************************************************************/ /* This file is part of the uVision/ARM development tools. */ /* Copyright (c) 2005-2006 Keil Software. All rights reserved. */ /* This software may only be used under the terms of a valid, current, */ /* end user licence from KEIL for a compatible version of KEIL software */ /* development tools. Nothing else gives you the right to use this software. */ /******************************************************************************/ FUNC void Setup(void) { _WDWORD(0x40021014, 0x00000114); // FSMC clock enable _WDWORD(0x40021018, 0x000001FD); // GPIOD~G clock enable _WDWORD(0x40011400, 0x44BB44BB); // GPIOD config _WDWORD(0x40011404, 0xBBBBBBBB); // GPIOD config _WDWORD(0x40011800, 0xBBBBB444); // GPIOE config _WDWORD(0x40011804, 0xBBBBBBBB); // GPIOE config _WDWORD(0x40011C00, 0x44BBBBBB); // GPIOF config _WDWORD(0x40011C04, 0xBBBB4444); // GPIOF config _WDWORD(0x40012000, 0x44BBBBBB); // GPIOG config _WDWORD(0x40012004, 0x444444B4); // GPIOG config _WDWORD(0xA0000000, 0x000030DB); // FSMC config _WDWORD(0xA0000008, 0x00001059); // FSMC config _WDWORD(0xA000000C, 0x10000705); // FSMC config _WDWORD(0xA0000104, 0x0FFFFFFF); // FSMC config } Setup();