• State Not Answered
  • Locked Locked
  • Replies 11 replies
  • Subscribers 22 subscribers
  • Views 3332 views
  • Users 0 members are here
Options
Related
How was your experience today?
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

LPC1788 SSP maximum speed

ali micro

Hi
I have simple question about lpc1788:

*. what's the maximum bit rate of LPC1788 SSP?

maybe it's duplicated question but I need to be sure because I wanna buy and design new board and SSP bit rate is critical for me

more than 30Mbps is OK for me.

thanks in advance

Parents
  • 0 in reply to ali micro

    Let me rephrase, according to the datasheet the max SSP clock is core_clock/2.

    Even if it is possible to get such a rate externally it would not leave much cpu time to do anything that send spi.

    Let me also add that in the following link it says
    ics.nxp.com/.../

    Q : What is the maximum SSP speed on the LPC17xx?
    A : The maximum SSP speed (in master mode) is pclk/2. The maximum clock (CCLK) of the LPC17xx can be set to 100MHz and, since the peripheral clock (PCLK) can be equal to CCLK, the maximum SSP rate (master mode) will be 50 Mbit/sec (100MHz/2). In Slave mode, the SSP clock rate provided by the master must not exceed 1/12 of the SSP peripheral clock (selected in peripheral clock selection register). The content of the SSPnCPSR register is not relevant. So, the maximum SSP speed (in slave mode) will be 8Mbit/sec.

    Alex

Reply
  • 0 in reply to ali micro

    Let me rephrase, according to the datasheet the max SSP clock is core_clock/2.

    Even if it is possible to get such a rate externally it would not leave much cpu time to do anything that send spi.

    Let me also add that in the following link it says
    ics.nxp.com/.../

    Q : What is the maximum SSP speed on the LPC17xx?
    A : The maximum SSP speed (in master mode) is pclk/2. The maximum clock (CCLK) of the LPC17xx can be set to 100MHz and, since the peripheral clock (PCLK) can be equal to CCLK, the maximum SSP rate (master mode) will be 50 Mbit/sec (100MHz/2). In Slave mode, the SSP clock rate provided by the master must not exceed 1/12 of the SSP peripheral clock (selected in peripheral clock selection register). The content of the SSPnCPSR register is not relevant. So, the maximum SSP speed (in slave mode) will be 8Mbit/sec.

    Alex

Children