We are running a survey to help us improve the experience for all of our members. If you see the survey appear, please take the time to tell us about your experience if you can.
HI ,
I wanted to use the oregano 8051 free core and evalaute for using in a design.
wanted to simulate to check for the 8051 instrution set.
I find that Oregano 8051 MCU register R0 and R1 are not direct accessable.
example: MOV R0,#80H does not work.
Is that an issue?
Thanks in advance Swamy
Where did you execute it: In the Keil simulator? Or in an Oregano device? Or what?
HI,
on oregano device.
Thanks SWamy
So you should really be asking the Oregano people
Hi,
I got the clarification from Oregano that registers R0 and R1 are not mapped to internal SRAM . that is solved.
I tried using the UART in mode 0 its sort of not functional.
Does keil has UART testing ASM or C code for oregano 8051 core
Does keil has UART testing ASM or C code for oregano 8051 core why would they, Keil is not into hardware testing. Keil has UART code, but I'd be utterly surprised if they have UART testing code.
Erik
As Erik says, Keil is not in the business of providing code to test your custom hardware.
All available sample code is here: http://www.keil.com/support/
Also look in the 'Examples' folder in your Keil installation - the clue is in the name...
If that's really the case, make sure to use the NOAREGS compiler directive. See http://www.keil.com/support/man/docs/c51/c51_noaregs.htm for more information about that.
That certainly makes their 8051 implementation less efficient with regards to generated code since the C51 Compiler uses absolute register addressing to effect register to register moves.
Jon
the problem with free is twofold, you get what you pay for and you can't complain.
The real problem is with people who assume that "free" means free of all costs in terms of time, money, effort, etc - but that is not the spirit of Open-Source!
As Oregano themselves say:
"We kindly ask you to send us a brief feedback about your successfully implementation of the Oregano Systems 8051 IP core in your FPGA or ASIC design. Please send us either a simple email or use the 8051 IP core feedback form (PDF-File)." www.oregano.at/.../8051.htm
In other words, they expect you to contribute
how many to you think expect that expectation.
I have (besides cooking) no knowledge of oregano but based on seen posts elsewhere VERY few SDCC users 'contribute'
Far too few.
:-(