• State Not Answered
  • Locked Locked
  • Replies 1 reply
  • Subscribers 20 subscribers
  • Views 701 views
  • Users 0 members are here
Options
How was your experience today?
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

sdram init from keil

Stefan Bauer

Hi,

if one question about the sdram initialization (micron MT48LC16...) from keil for (all) SAM9 controller AT91SAM9260 / 61 / 63). After the eight auto-refresh commands there's the load mode register command (mode 3).

_WDWORD(SDRAMC+0x00, 0x00000003);   // Issue Load Mode Register Command
    _WDWORD(SDRAM+ 0x24, 0xCAFEDEDE);

The addr of the second-line (0x20000024 = SDRAM + 0x24) describes the burst type and the CAS latency for example. But what about the databus value 0xCAFEDEDE???

I couldn't find any explanation in the micron sdram datasheet as well as in the controller datasheet.

best regards
Stefan

0