Hi,
Using the STM32F401RE uC I wonder where the clock signal CK_INT is originating from as is shown in a Timer1 figure. I searched al the reference manual but did not find it. As my SysClk is 30MHz, checked with the MCO2 output by oscilloscoop and all AHB and APB prescalers are set to zero, Timer1 is clocked with 15MHz as I can check by toggling a GPIO on the update interrupt (TIM1_UP_TIM10_IRQHandler) with reload value of 10.000. It should be 30MHz. Do I mis some divider?
Thanks
Henk