i write source for st32f407,that port PE.2 is toggle with delay 1 second for code we use cmsis library. why when in logic analyzer we add signal port PE.2 is has error unknown signal.....!!1 can any help me thanks for reply
thanks so i should i use stdeugger.