• State Not Answered
  • Locked Locked
  • Replies 10 replies
  • Subscribers 21 subscribers
  • Views 2311 views
  • Users 0 members are here
2025 survey

We are running a survey to help us improve the experience for all of our members. If you see the survey appear, please take the time to tell us about your experience if you can.

Options
How was your experience today?
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

MDK5 NAND Page Data Layout setting

lee tomas

Hello.
I am using MDK5 now. (stm32f2xx)
When I used MDK4 before, I set nand configuration for NAND Page Data Layout.

////////////////////////////////////////////////////////////////////////////
static U32 Init (NAND_DRV_CFG *cfg) {

/* Setup OneNAND Page Layout */ cfg->PgLay->Pos_LSN = 2; cfg->PgLay->Pos_COR = 1; cfg->PgLay->Pos_BBM = 0; cfg->PgLay->Pos_ECC = 8; cfg->PgLay->SectInc = 512; cfg->PgLay->SpareOfs = 2048; cfg->PgLay->SpareInc = 16;

/* Init NAND Driver Peripheral */ /* ... */ return RTV_NOERR;
}

http://www.keil.com/support/man/docs/rlarm/rlarm_fs_cfgspare.htm

////////////////////////////////////////////////////////////////////////////

Can I use nand configuration in MDK5?

0