Hi, I was looking at the PrimeCell UART (PL011) registers and I see that there is a register for masking the bits Interrupt Mask Set/Clear Register (UARTIMSC). Could anyone please tell me what the functionality of this register is with respect to the Raw interrupt status register? And when we say that the mask is set, does it mean that the interrupt will be not shown on the Uart Interrupt Line?