We are running a survey to help us improve the experience for all of our members. If you see the survey appear, please take the time to tell us about your experience if you can.
Hi all, I´m using the STM32F103 µC on MCBSTM32 Board. I´d like to get a Sampling frequency of 20kHz for continuous scanning of one channel with ADC1 (channel 3) in DMA mode. For ADCCLK = 0.28MHz 1.5 Cycles (+12.5) should be the correct nr of cycles!? ( 14 cycles * 1/0.28MHz = 50 µs)
Or do I missunderstand something?
Any help would be appreciated.
The datasheet says that there is a minimum ADC clock frequency of 0.6 MHz. You risk ADC performance degradation if you violate it. You can try and stretch the sampling time. Or use a timer as an ADC trigger. The latter is the most flexible approach.
I´d like to get a Sampling frequency of 20kHz .... The datasheet says that there is a minimum ADC clock frequency of 0.6 MHz
You can try and stretch the sampling time. Or use a timer as an ADC trigger. The latter is the most flexible approach.
and, after all, what's the probllem with a slightly higher samplng frequency.
Erik
Thanks a lot for your answers!
@Erik I do undersampling and need exactly this frequency due to given conditions.