ARM cortex M3, no FPU.
My specific question:
How many cycles does a worst case 32 bit (signed integer) x 32 bit (signed integer) with 64-bit (signed integer) output multiplication take?
General question:
Where can I find information on these kind of things? Is this shown somewhere in the documentation that I have not found yet? I am not only interested in worst case, but that will do if no other information is available.
Thanks in advance!
There's a specific instruction SMULL available in Cortex-M3(ARMx6M) architecture.
SMULL: Signed Multiply (64 <= 32 x 32)
You can check it in RealView Assembler User's Guide or relevant M3 documents.